

SN74172

16-Bit Multiple-Port Register File with 3-State Outputs

The SN74172, containing the equivalent of 201 gates on a monolithic chip, is a high-performance 16-bit register file organized as eight words of two bits each.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer (OCM).

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

- Organized as Eight Words of Two Bits Each
- Fast Access Times:

From Read Enable . . . 15 ns Typical From Read Select . . . 33 ns Typical

- 3-State Outputs Simplify Use in **Bus-Organized Systems**
- Applications:

Stacked Data Registers Scratch-Pad Memory **Buffer Storage Between Processors Fast Multiplication Schemes**

description

The SN74172, containing the equivalent of 201 gates on a monolithic chip, is a high-performance 16-bit register file organized as eight words of two bits each.

Multiple address decoding circuitry is used so that the read and write operation can be performed independently on two word locations. This provides a true simultaneous read/write capability. Basically, the file consists of two distenct sections (see Figure 1).

Section 1 permits the writing of data into any two-bit word location while reading two bits of data from another location simultaneously. To provide this flexibility, independent decoding is incorporated.


Section 2 of the register file is similar to section 1 with the exception that common read/write address circuitry is employed. This means that section 2 can be utilized in one of three modes:

- 1) Writing new data into two bits
- 2) Reading from two bits
- 3) Writing into and simultaneously reading from the same two bits.


Regardless of the mode, the operation of section 2 is entirely independent of section 1.

SN74172 . . . N PACKAGE (TOP VIEW) 1W1 [1 24] VCC 1W0 | 2 1GW | 3 23 1W2 22 1 DA 1DB 🛮 4 21 2DA 20 2GW 19 2W/R2 2DB []5 CLK □6 1R2 🗇 18 2W/R1 1R1 ∏8 17 2W/R0 1R0 🗆 9 16 2GR 1**Q**B ☐10 15 1 1 GR 14 10A 208 []11 GND [12] 13 2QA

schematics of inputs and outputs



logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



2-569

Devices

description (continued)

The three-state outputs of this register file permit connection of up to 129 compatible outputs and one Series 54/74 high-logic-level load to a common system bus. The outputs are controlled by the read-enable circuitry so that they operate as standard TTL totem-pole outputs when the appropriate read-enable input is low or they are placed in a high-impedance state when the associated read-enable input is at a high logic level. To minimize the possibility that two outputs from separate register files will attempt to take a common bus to opposite logic levels, the read-enable circuitry is designed such that disable times are shorter than enable times.

All inputs are buffered to lower the drive requirements of the clock, read/write address, and write-enable inputs to one normalized Series 54/74 load, and of all other inputs to one half of one normalized Series 54/74 load.

Functions of the inputs and outputs of the SN74172 are as shown in the following table.

FUNCTION	SECTION 1	SECTION 2	DESCRIPTION
Write Address	1W0, 1W1, 1W2	2W/R0, 2W/R1, 2W/R2	Binary write address selects one of eight two-bit word locations.
Write Enable	1 GW	2 GW	When low, permits the writing of new data into the selected word location on a positive transition of the clock input.
Data Inputs	1DA, 1DB	2DA, 2DB	Data at these inputs is entered on a positive transition of the clock input into the location selected by the write address inputs if the write enable input is low. Since the two sections are independent, it is possible for both write functions to be activated with both write addresses selecting the same word location. If this occurs and the information at the data inputs is not the same for both sections (i.e., $1DA \neq 2DA$ and/or $1DB \neq 2DB$) the low-level data will predominate in each bit and be stored.
Read Address	1R0, 1R1, 1R2	Common with write address	Binary write address selects one of eight two-bit word locations.
Read Enable	1GR	2GR	When read enable is low, the outputs assume the levels of the data stored in the location selected by read address inputs. When read enable is high, the
Data Outputs	10 _A , 10 _B 20 _A , 20 _B		associated outputs remain in the high-impedance state and neither significantly load nor drive the lines to which they are connected.
Clock		СК	The positive-going transition of the clock input will enter new data into the addressed location if the write enable input is low. The clock is common to both sections.



Francisco de la companya del companya del companya de la companya

.




FIGURE 1

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage (see Note 1)																7 V
Input voltage															5.	5 V
Output voltage (see Note 2)															5.	5 V
Operating free-air temperature range													0	°C 1	to 7	0°C
Storage temperature																

 $2. \ \ \, \text{This is the maximum voltage which should be applied to any output when it is in the high-impedance state.}$

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	=	4.75	5	5.25	\ \
High-level output current, IOH				-5.2	mA
Low-level output current, IOL				16	mA
Clock frequency, f _{clock}		0		20	MHz
Width of clock pulse, tw(clock)		25			ns
Setup time, t _{SU} (see Figure 1)	Write select	tw(clock)+10)		
	High-level data	30]
	Low-level data	45			ns
	Write enable	35			
	Write select	0			
Hold time, th(see Figure 1)	Write enable	0			ns
(5 4)	High-level data	0			
Data release time, t _{release} (see Figure 1)	Low-level data	0			ns
Operating free-air temperature, T _A		0		70	С

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST	CONDITIONS	MIN	TYP‡	MAX	UNIT
ViH	High-level input voltage	ligh-level input voltage			2			V
VIL	Low-level input voltage	_ow-level input voltage					0.8	٧
Vικ	Input clamp voltage	Input clamp voltage		l _I = −12 mA			-15	٧
Voн	High-level output voltage		V _{CC} = MIN, V _{IL} = 0.8 V,	V _{IH} = 2 V, I _{OH} = -5.2 mA	2.4	3		٧
VOL	Low-level output voltage		V _{CC} = MIN, V _{IL} = 0.8 V,	***		0.2	0.4	V
lO(off)	Off-state (high-impedance state) out	V _{CC} = MAX, V _{CC} = MAX,				40 -40	μΑ	
Ч	Input current at maximum input voltage		VCC = MAX,	V ₁ = 5.5 V			1	mA
чн	High-level input current		V _{CC} = MAX,	V _I = 2,4 V			40	μА
hr.	Low-level input current	2W/R0, 2W/R1, 2W/R2, 1GW, 2GW, or clock	V _{CC} = MAX,	V _I = 0.4 V			-1 6	mA
	•	Any other input	1				-0.8	1
los	Short-circuit output current §		V _{CC} = MAX		-18		-55	mΑ
¹cc	Supply current		V _{CC} = MAX, Outputs open	All inputs at 4.5 V,		112	170	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions



[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C.

Not more than one output should be shorted at a time.

switching characteristics, VCC = 5 V, TA = 25°C, RL = 400 Ω

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
fmax	Maximum clock frequency		20			MHz
tPLH	Propagation delay time, low-to-high-level output from read select			33	45	1
tPHL	Propagation delay time, high-to-low-level output from read select			30	45	ns
tРLН	Propagation delay time, low-to-high-level output from clock	— Cլ = 50 pF,		35	50	
^t PHL	Propagation delay time, high-to-low-level output from clock	See Figure 2		35	50	ns
tPZH	Output enable time to high level			14	30	
tPZL	Output enable time to low level			16	30	ns
^t PHZ	Output disable time from high level	C _L ≈ 5 pF,		6	20	
tPLZ	Output disable time from low level	See Figure 2		11	20	ns

PARAMETER MEASUREMENT INFORMATION





FIGURE 2

PARAMETER MEASUREMENT INFORMATION



ENABLE AND DISABLE TIMES FROM READ ENABLE

- NOTES A. Input waveforms are supplied by pulse generators having the following characteristics. $t_f \leqslant 7$ ns, $t_f \leqslant ns$, PRR = 1 MHz, $Z_{Out} \approx 50 \Omega$. B. Waveform 1 is for an output with internal conditions
 - such that the output is low except when disabled. Waveform 2 is for an output with internal conditions such that the output is high except when disabled.
 - C. Write select setup time, as specified, will protect data
 - written into previous address.

 D. Load circuit is shown on page

VOLTAGE WAVEFORMS FIGURE 2 (continued)